Active power sharing in input-series-input-parallel output-series connected DC/DC converters by Lian, Yiqing et al.
Strathprints Institutional Repository
Lian, Yiqing and Adam, G. P. and Holliday, D. and Finney, S. J. (2015) 
Active power sharing in input-series-input-parallel output-series 
connected DC/DC converters. In: APEC 2015: Thirtieth Annual IEEE 
Applied Electronics Conference and Exposition. IEEE, Piscataway, NJ., 
pp. 2790-2797. ISBN 9781479967353 , 
http://dx.doi.org/10.1109/APEC.2015.7104745
This version is available at http://strathprints.strath.ac.uk/54270/
Strathprints is  designed  to  allow  users  to  access  the  research  output  of  the  University  of 
Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights 
for the papers on this site are retained by the individual authors and/or other copyright owners. 
Please check the manuscript for details of any other licences that may have been applied. You 
may  not  engage  in  further  distribution  of  the  material  for  any  profitmaking  activities  or  any 
commercial gain. You may freely distribute both the url (http://strathprints.strath.ac.uk/) and the 
content of this paper for research or private study, educational, or not-for-profit purposes without 
prior permission or charge. 
Any  correspondence  concerning  this  service  should  be  sent  to  Strathprints  administrator: 
strathprints@strath.ac.uk
Active Power Sharing in 
Input-Series-Input-Parallel Output-Series 
Connected DC/DC Converters 
Yiqing Lian, G.P.Adam, D. Holliday, S.J.Finney 
Department of Electronic and Electrical Engineering 
University of Strathclyde 
Glasgow, UK  
Yiqing.lian@strath.ac.uk 
 
Abstract²A high-capacity DC/DC converter with novel 
input-series-input-parallel output-series connection and with 
autonomous power sharing between modules is proposed. The 
proposed scheme is well suited for large-scale wind farm DC 
collection networks, as it avoids the charging current issues 
associated with its AC counterpart, and offers lower losses and 
reduced size and weight when a medium- or high-frequency 
transformer is used. Small-signal analysis is used to derive the 
control structures for the converter input and output stages. 
The proposed control scheme is validated through simulation 
and experimentation, including demonstration of autonomous 
power sharing between modules under several operating 
conditions.  
Keywords²DC/DC converter, ISIPOS connection, Power 
sharing 
I.  INTRODUCTION  
Large offshore wind farms require substantial sub-sea 
power network to provide internal interconnection. Present 
solutions are based around conventional medium-voltage AC 
architectures. Recent studies have highlighted the potential 
benefits of DC collection networks. Such DC architectures 
depend on DC/DC conversion to step up the wind-generator 
output to a voltage compatible with efficient interconnection. 
Achieving DC/DC conversion at the required voltage and 
power levels presents a significant challenge for wind-
turbine JHQHUDWRU¶V power electronics. Since voltage levels in 
medium- and high-voltage systems exceed individual 
semiconductor device voltage ratings, high-capacity 
converters often require series connection of power devices.  
In this paper, a high-power modular structure DC/DC 
converter which is realized by input-series-input-parallel 
output-series (ISIPOS) connection of modules is proposed. 
Parallel-series architectures can be classified into four 
categories based on their connection.  These categories are 
input parallel output parallel (IPOP), input parallel output 
series (IPOS), input series output parallel (ISOP) and input 
series output series (ISOS) [1]. Currently, the open literature 
contains no publication in the field of the ISIPOS converter 
and its control strategy. This structure enables generation of 
high output voltage with reduced voltage and current stresses 
at the input side. Moreover, the use of high-frequency (HF) 
or medium-frequency (MF) for galvanic isolation [2, 3], 
allows the heavy line-frequency transformer in an AC grid to 
be eliminated, leading to significant weight and size savings 
and much less investment in copper and core material. For 
example, the estimated mass of a 1MVA medium-frequency 
(4kHz) transformer is 150kg, whereas that of a 1MVA 50Hz  
transformer is 3 tons [4]. With series-output connection, the 
turns-ratio of the isolation transformer can be reduced, 
leading to a reduction in leakage inductance. Additionally, 
modular DC/DC converters offer more compact and lighter 
designs in situations where a single high-voltage converter 
with series connection of switches can be replaced with a set 
of low-voltage converter modules as being discussed in this 
paper. It will also solve the problem of additional snubber 
component and more complex gate drive units caused by the 
series connection of switches [5]. Compared to DC/DC 
converter based modular multilevel converter (MMC), re-
configurability and potential for interleaved control may 
make the ISIPOS DC/DC converter an attractive choice in 
medium-voltage applications. ISIPOS connection of multiple 
low-voltage modules provides an excellent solution for 
scalability of DC/DC converters, with improved robustness 
and possibility of fault-tolerant operation. Modular 
architectures offer further advantages, including internal 
fault management and module reconfiguration as a result of 
µn+k¶GHVLJQHGUHGXQGDQF\ and the use of power electronic 
building blocks (PEBB) to reduce production [6-8].  
 
Fig. 1. Four-module ISIPOS DC/DC converter 
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Fig.1 shows an illustrative schematic diagram of four-
module ISIPOS DC/DC converter that forms the basis of the 
study. Reliable operation of the ISIPOS modular DC/DC 
converter requires a control mechanism that ensures equal 
power sharing among the individual modules, with ability to 
compensate for any mismatch in the passive components and 
active switching devices. In this paper, an active input side 
control scheme for converter power sharing is addressed. 
Also, the linearized control scheme offered by the Lyapunov 
control law is applied to provide an improved transient 
response.  
The paper is organized as follows: power sharing in the 
ISIPOS DC/DC converter is presented in Section 2. In 
Section 3, the power sharing control strategy for this 
topology is discussed and the small-signal analyses 
necessary for controller design are presented. Section 4 
presents the simulation and experimental results, and the 
conclusions are presented in Section 5. 
II. POWER SHARING 
Assuming all four modules in Fig.1 are lossless, the 
relationships between the input and output powers of each 
module can be expressed as (1): 
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where Vcd1 is the DC input voltage for Modules 1 and 2 
due to the parallel connection; Vcd2 is similarly the DC input 
voltage for Modules 3 and 4; Iin1, Iin2«,in4  are the input 
currents to Modules 1 to 4, Vo1,Vo2«9o4 are the output 
voltages from Modules 1 to 4; and Io is the load current. In 
steady-state condition, the average filter capacitor current is 
zero, and therefore only a very small filter inductor current 
ripple is assumed. If output voltage sharing (OVS) is 
achieved, then Vo1=Vo2=Vo3=Vo4. Substituting this result into 
(1) yields (2): 
1 1 1 2 2 3 2 4cd in cd in cd in cd inV I V I V I V I    (2) 
Since Iin1=Iin3 due to the series connection, (2) leads to 
Iin1=Iin3=Iin2=Iin4 and Vcd1=Vcd2. It should be noted that input 
power balancing can be achieved as long as OVS is achieved. 
Alternatively, if all modules share the same input power, 
which means Modules 1 and 2 (similarly for Modules 3 and 
4) share the same input current and Modules 1 and 3 share 
the same input voltage, output voltage sharing is achieved. 
The common feature revealed for an ISOS system [8-11] 
is the indispensability of input voltage sharing control. 
Fig.2 (a) illustrates the equivalent schematic diagram of the 
output side control strategies for the ISIPOS DC/DC 
converter. Assuming that OVS is achieved through output 
side control, modules behave as a constant power sink seen 
from the input side, with constant output current and equally 
shared output voltages. Thus, any increase of Vcd1 leads to a 
decrease of icin1 and drives the system from equilibrium 
operating point A to B, as shown in Fig.2 (b). Fig.2 (b) also 
shows that icin1 at point B is smaller than input current iin and 
that input filter capacitor current icd1 becomes positive, which 
will further increase Vin1. Thus, the equilibrium point cannot 
be resumed. An increase in input voltage Vin1 leads to further 
increase of itself, eventually leading to a runaway condition 
between Vin1 and Vin2. This means that any input disturbance 
may result in an inversely proportional current-voltage 
relationship. OVS cannot therefore provide input power 
sharing for the ISIPOS system. 
Fig.3 (a) and (b) highlight the consequences of input side 
control. Modules behave as constant power source seen from 
the output side, with equally shared input voltage and current. 
Thus, an increase in Vo1 leads to a decrease in ilf1 which 
drives the system from the equilibrium operating point A to 
B, as shown in Fig.3 (b). Now, ilf1 is smaller than the load 
current io, current icf1 becomes negative, discharging the 
capacitor and driving the operating point back to A. 
Therefore, a dedicated input control loop is indispensable for 
ISIPOS DC/DC converter stable operation.  
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Fig. 2. ISIPOS DC/DC converter (a) output side control and (b) operating 
point 
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Fig. 3. ISIPOS DC/DC converter (a) input side control and (b) operating 
point 
III. CONTROLLER DESIGN 
Converter output voltage control is normally achieved by 
a linear control technique such as PI control. In comparison, 
some non-linear techniques can provide improved transient 
response which is robust to load, input and parameter 
variations [12]. Most of the non-linear control laws are 
complex, which makes them difficult to apply, but the 
linearization schemes have the advantage of reducing the 
converter model to an equivalent output filter model which 
ini A
B
1cdi
1inv
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/ 2inv
significantly simplifies the control design process, without 
significant compromise to its robustness. A novel linearized 
equivalent model of the ISIPOS DC/DC converter 
incorporating closed-loop output voltage control is presented 
in Fig.4 [13] which provides a linear representation of 
converter behavior under large-signal variation which is 
suitable for faster control response and estimation of the 
converter state variables. This study applies a large signal 
Lyapunov controller, with the objective of controlling output 
voltage error for the ISIPOS DC/DC converter: 
o oe v v
   (3) 
The first order Lyapunov control function v(x) and its 
derivative are given in (4) and (5), where Į is a 
proportionality constant and ȕ is strictly a positive 
proportionality constant [13]: 
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From Fig.4, (6) and (7) can be derived. Control variable 
vc can then be explicitly included in the second order transfer 
function of the output voltage (8).  
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Fig. 4. Simplified large signal control for ISIPOS DC/DC converter 
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 to be constant, oe v  and oe v  . Based 
on Fig.4, (9) is deduced. This, in turn, yields (10). 
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The first and second terms of (10) represent a PD 
controller ZKHUH µe¶ will decay to 0 as the system output 
voltage vo converges to its reference value. ʌvo/4 is a feed-
forward term to speed start-up and to help stabilise the 
controller. Therefore, (10) can be rewritten as (11):  
4c p d o
v k e k e vS    (11) 
The transfer function between the output voltage and the 
adjusted output from the load voltage controller can be 
obtained from Fig.4 and expressed as (12): 
2
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The resulting closed-loop Lyapunov output voltage 
controller is shown in Fig.5. The Routh-Hurwitz stability 
criterion shows that if proportional and derivative gains kp 
and kd are both positive, the system is stable. Thus, by 
designing the damping ratio and natural frequency from the 
system characteristic equation, the required closed-loop 
performance can be achieved.  
 
Fig. 5. Lyapunov closed-loop controller 
 
Fig. 6. ISIPOS converter small signal model 
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The small signal model of four ISIPOS connected 
DC/DC modules is shown in Fig.6 [7], where k1, k2, k3, k4 are 
transformer turns ratios, Lr is the transformer leakage 
inductance,  De is the effective duty ratio per module [7], Lf1, 
Lf2, Lf3, Lf4, Cf1, Cf2, Cf3 and Cf4 are filter inductances and 
capacitances for the four modules. Input voltage perturbation 
is represented by ¨vin, input voltage perturbation components 
for Modules 1 and 2, and for Modules 3 and 4 are ¨vcd1 and ¨vcd2 respectively, input current perturbations for the four 
modules are ¨iin1, ¨iin2, ¨iin3 and ¨iin4 respectively, and filter 
inductor current and capacitor voltage perturbations are 
represented by ¨ilf1, ¨ilf2, ¨ilf3, ¨ilf4, and ¨vo1, ¨vo2, ¨vo3 and ¨vo4 respectively. ¨d1, ¨d2, ¨d3 and ¨d4 are the duty ratio 
perturbations, and ¨dv1¨Gv2, ¨dv3, ¨dv4, ¨di1, ¨di2, ¨di3, and ¨di4 respectively represent perturbations of the duty ratio due 
to the input voltage and output current, and are defined in 
(13) [7].  
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(13) 
It is assumed that four modules have the same effective 
duty ratio, transformer turns ratios, and capacitor and 
inductor values. From Fig.6, equations (14-16) are obtained: 
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(15) 
Considering the series pair Modules 1 and 3,                                 
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 Based on (16), neglecting duty ratio perturbations due to 
input voltage and output current, subtraction of the two 
equations leads to (17). Subtraction of the first and third 
equations of (14) leads to (18), and from (15) the modular 
voltage and current relationship can be obtained as (19): 
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Rearranging (19), the relationship between modular 
voltage output and inductor current can be represented as 
(20): 
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(20) 
where, 
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Substituting (21) into (18) yields (22): 
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Substituting (22) into (21) yields (23): 
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which can be rewritten as (24): 
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Assuming that ¨vin=0, and ¨vcd1=-¨Ycd2, the relationship 
between input capacitor voltage and duty ratio is obtained as 
(26): 
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The relationship between input current and duty ratio 
shown in (27) can be obtained by using a similar procedure. 
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The input-series connection requires input voltage 
balanced while the input-parallel connection requires input 
current balance. Individual module input voltages and 
currents are sensed, and average sharing is used to produce 
correcting error signals to ensure input power sharing. 
As shown in Fig.7, the proposed scheme consists of three 
loops to ensure input voltage and current sharing among the 
modules. The Lyapunov controller accordingly contributes 
the main duty ratio signal ¨d to all modules, which is then 
modified by the input current and voltage sharing loops. 
Average voltage sharing between the two series-connected 
modules is implemented by correcting the voltage difference 
signals to generate the duty cycle contributions ¨dv1 and ¨dv2 
based on (26). 
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Fig. 7.  Three-loop control for ISIPOS DC/DC converter (a) output 
voltage loop structure (b) voltage sharing controller (c) current sharing 
controller 
The voltage reference signals for Modules 1 and 3 are 
generated using distribution factor ȝv1 and ȝv3, and weighting 
functions Wv1 and Wv3, as shown in Fig.7 (b). Average active 
sharing is used, therefore ȝv1=ȝv3=1 and Wv1= Wv3=1/2. 
Master-slave active sharing could also be used, but this is not 
discussed here. The voltage reference for Modules 1 and 3 is 
therefore given by (29): 
1 2
2
cd cd
ref
v v
v
  (29) 
Alternatively, a fixed voltage reference of vin /2 could be 
used. The main advantages of using the dynamic input 
voltage reference in (29) rather than a fixed voltage reference 
are that it minimizes the interaction among the different 
control loops and results in better transient performance [1]. 
Referring to Fig.7, taking Module 1 as an example, the duty 
ratio contribution of the voltage sharing loop is: 
1 1 1 1 1( ) ( )v p cd cd i cd cdd k v v k v v '      (30) 
The current sharing loop corrects differences in input 
current between the parallel-connected modules, i.e. 
Modules 1 and 2, and Modules 3 and 4. Similar to the 
voltage sharing loop, dynamic current sharing is applied to 
generate the other duty ratio components ¨di1, ¨di2, ¨di3 and ¨di4 based on (27). Due to its discontinuity, high-cost current 
transducer is required to provide the high bandwidth. The 
duty ratios for each module are, therefore: 
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(31) 
IV. RESULTS 
The proposed control strategy is assessed by considering 
the impact of mismatches among modules, and transient 
operating conditions in the ISIPOS DC/DC converter. To 
assess the performance improvement offered when the 
converter is regulated using the proposed three-loop control 
scheme, simulation results are compared with those  
obtained  from the widely used common duty-cycle control 
scheme shown in Fig.8 [14, 15]. 
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Fig. 8. Common duty-cycle control 
The test system, shown in Fig.1, consists of an ISIPOS 
DC/DC converter with rated output power of 1MW. 
Mismatched parameters, including input capacitance, 
transformer turns ratio, output inductance and capacitance, 
as specified in Table 1, are introduced to test the 
effectiveness of the power balancing function.  
TABLE I.  SIMULATION AND EXPERIMENTAL SYSTEM PARAMETERS  
Parameter Values Simulation Experiment 
DC/DC Converter Rated Power 1MW 100W 
Input DC Voltage 2200V 40V 
Number of Modules 4 4 
Input Capacitance Cd1 =  Cd2 = 
5ȝ) 
80ȝ) 
Cd1 = 
Cd2 = 
40ȝ) 
10ȝ) 
Transformer Turns Ratio 
T1  = 
T2  = 
T3  =  
T4  = 
1:6.8 
1:6.4 
1:6 
1:6.4 
T1 = 
T2 =  
T3 =  
T4 = 
1:1.4 
1:1.2 
1:1.3 
1:1.2 
Output Inductance 
L1 = 
L2 = 
L3 = 
L4 = 
0.05H 
0.06H 
0.06H 
0.05H 
L1 = 
L2 =  
L3 =  
L4 = 
6.8mH 
5.0mH 
5.9mH 
6.3mH 
Output Capacitance 
C1 = 
C2 =  
C3 =  
C4 = 
300ȝ) 
350ȝ) 
300ȝ) 
330ȝ) 
C1 = 
C2 =  
C3 =  
C4 = 
160ȝ) 
160ȝ) 
200ȝ) 
200ȝ) 
PWM Carrier Frequency 2.5kHz 2.5kHz 
 
For the simulation validation, the control schemes are 
tested by applying a step change in load voltage reference 
from 21.2kV to 22.5kV at t=0.2ms and back to 21.2kV at 
t=0.4ms, with system parameter mismatch conditions 
summarized in Table I. Fig.9 (a) shows the load voltage and 
individual module output voltages (vo1, vo2, vo3 and vo4) 
under the common duty-cycle control scheme, and Fig.9 (b) 
shows the performance of the proposed control scheme. The 
simulation results show that the performance of the common 
duty-cycle control strategy is significantly affected by the 
mismatches. With this control scheme the output voltages of 
all modules exhibit significant voltage ripple, with a worst-
case peak voltage ripple value of approximately 14.7% of 
the average load voltage. Conversely, the proposed control 
scheme is able to compensate the mismatch, since the 
sharing loop enables adjustment of the duty ratio of each 
individual module so that each module can achieve the same 
output voltage. Output performances can be further 
improved by interleaving the modules¶ FRQWURO V\VWHPV. 
These results have demonstrated that with the proposed 
input power balancing control scheme is able to compensate 
for any negative influences of system parameters mismatch. 
A scaled-down experimental rig of ISIPOS with four 
modules is built to validate the proposed control scheme. 
Fig.11 shows the two output voltage being regulated at the 
desired reference value of 60V with common duty-cycle 
control and proposed control scheme respectively. It 
indicates that without the dedicated input voltage and 
current control, each module operates at different voltages 
Vo1=16.1V, Vo1=16.9V, Vo1=12.8V and Vo1=14.2V. By virtue 
of the proposed control loops, it compensates for the 
mismatch in the module transformer turns ratios and input 
capacitances by adjustment the phase shift angle of 
individual module in order to ensure that output voltages are 
equally shared, see Fig.11 (b). Fig.12 shows that the 
proposed control the system is able to ensure OVS during 
start-up transient and load changing transient. 
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(b) 
Fig. 9. Simulated response to a step change in load voltage, with 
mismatched parameters (a) common duty-cycle control (b) proposed 
control 
 
Fig. 10. ISIPOS connected full-bridge DC/DC converter test rig 
20 ms/div, 5 V/div  
(a) 
20 ms/div, 5 V/div 
(b) 
Fig. 11. Experiment resullt (a) with common duty-cycle control  and (b) 
with proposed control 
10V
0V
10 ms/div, 2 V/div 
(a) 
12 V 14V
10 ms/div, 5 V/div  
(b) 
Fig. 12. Experiment resullt with proposed control (a) closed loop start-up 
transient and open loop load step-up transient  
V. CONCLUSIONS 
A new modular DC/DC converter with ISIPOS 
connection is proposed with ability to further expand the 
benefits of parallel-series connection of low power rating 
modules. Primarily, an active input side control scheme for 
converter power sharing is addressed. For the load voltage 
control, the linearized control scheme offered by the 
Lyapunov control law reduces complexity and ensures 
improved transient response which is robust to load and 
input and parameter variations when compared to a linear 
control technique. The power sharing loops ensure input 
current sharing among the series connected modules, and 
input voltage sharing among the parallel connected modules. 
System-level simulation and scaled-down experimental 
validation are performed to verify the modeling and control 
schemes. It is verified that the proposed control, in ISIPOS 
DC/DC converter, is reliable for stable control and uniform 
sharing.   
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